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ABSTRACT
As device dimensions shrink into the nanometer range, power and
performance constraints prohibit the longevity of traditional MOS
devices in circuit design. A finFET, a quasi-planar double-gated
device, has emerged as a replacement. FinFETs are formed by
creating a silicon fin which protrudes out of the wafer, wrapping a
gate around the fin, and then doping the ends of the fin to form the
source and drain. Wider finFETs are formed using multiple fins
between the source and drain regions.
While finFETs provide promising electrostatic characteristics,
they, like other ultra-thin body nano devices, have the potential to
suffer from significant self heating. We study in this paper self
heating in multi-fin devices. We first propose a distributed thermal
channel model and validate it using ANSYS. We use this model to
study the electro-thermal properties of multi-fin devices with both
flared and rectangular channel extensions. We analyze variations
in fin geometric parameters such as fin width, gate length, and fin
and gate height, and we investigate the impact on thermal sensitiv-
ity. We utilize a thermal sensitivity metric, METS, to characterize
device thermal robustness. We provide experimental data to val-
idate our findings. Our work is novel as it is the first to address
thermal issues within multi-fin devices. Furthermore, it provides
an impetus for further research on the emerging area of electro-
thermal device and circuit design.
1. INTRODUCTION
Next-generation VLSI circuits will be composed of devices with
dimensions in the nanometer range (e.g. sub-100nm gate lengths).
For many decades, planar devices have been the favorites for both
bulk and SOI processing. Planar devices however are susceptible
to scaling effects. Subthreshold conduction (e.g. leakage current)
is the major hurdle that these devices have yet to overcome. Leak-
age current stems from decreased oxide thicknesses, higher sub-
strate dopings, and decreased channel lengths. A lowered thresh-
old voltage to obtain better performance at lower operating volt-
ages further exasperates the leakage problem.
The 2003 International Technology Roadmap for Semiconduc-
tors predicts several transistor improvements, including strained
Si-channels, ultra-thin bodies, and metallic junctions [1]. It also
predicts the move towards double-gate devices which allow more
than one gate terminal to control the transistor channel. Among
double-gated devices, the finFET, originally dubbed as the folded-
channel MOSFET [5], promises better alignment of the double
gates. Moreover, finFETs have high current drive and offer sub-
stantially better control over leakage and short channel effects.
Like a traditional MOSFET, the finFET is composed of a chan-
nel, a source, a drain, and a gate. The channel is embodied in a
fin protruding out of the wafer plane. The fin is fabricated out of
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either undoped or lightly doped silicon. The gates of the finFET
are created by wrapping the gate material around the three sides of
the silicon fin, resulting in self-aligned front and back gates. Fig-
ure 1 shows the geometric parameters for a finFET. Lgate is the gate
length; H f in is the fin height; Wf in is the fin width or thickness; tox
is the oxide thickness between the side gates and the fin; tox−top
is the oxide thickness between the top gate and the fin. The width
of a finFET is defined as: W = 2×H f in. finFET fabrication uses
a typical planar fabrication process with several new masks intro-
duced into the process [10]. Hisamoto et al. [4] devised one of the
first finFET fabrication flows, and several others have improved on
it [3,8,19,20]. The main flow roughly consists of etching a fin out
of the silicon wafer, depositing the source and drain, depositing
the gate oxides, and finally depositing the gate material.
While providing promising electrostatic characteristics, fin-
FETs, along with other nanoscale devices, pose non-trivial self-
heating challenges. Traditional device thermal modeling uses the
heat diffusion equation to estimate the temperature at any point
within the device at any instant in time [6, 14]. As device dimen-
sions shrink into the nanometer range, the heat diffusion equation
fails to capture the dominant heat transport mechanism (phonons),
and does not consider the degraded thermal conductivity due to
the reduced phonon mean free path [7]. The Boltzmann Transport
Equation (BTE) can be used to estimate hot spots within a device
with reasonable accuracy [11, 15]. While the BTE provides accu-
rate temperature estimations, compact device modeling is needed
to examine devices at a circuit level in order to balance a device’s
electrical and thermal performance [3, 12]. FinFET thermal prob-
lems are further exasperated with the construction of wider fin-
FETs built using tightly-packed parallel fins between the source
and the drain, hindering heat removal from the middle fins [17]. A
multi-fin device is shown in Figure 2.
Our paper studies the effects of steady-state self-heating in
multi-fin devices. We propose a distributed thermal model of the
fin that improves the accuracy of the ultra-thin body (UTB) SOI
thermal model introduced by Pop, Dutton, and Goodson [12]. We
validate our model via ANSYS, a finite-element solver. We then
extend the model to account for flared channel extensions and
multiple-fins. By carefully examining the multi-fin model, we are
able to identify the key parameters that affect device thermal sen-
sitivity and maximum temperatures within multi-fin devices. We
utilize a thermal sensitivity metric, METS [16], to characterize de-
vice thermal robustness. We provide several experiments to ex-
amine the thermal profiles and sensitivities of multi-fin devices.
Our findings can be used to guide the design of optimal finFET
devices, and to drive thermal-aware transistor and circuit-level op-
timizations. This area of device design will become important,
specially for analog circuits, with the potential impact of tempera-
ture on performance and reliability.
The rest of the paper is organized as follows. We review in Sec-
tion 2 the Pop et al. ultra-thin device model. In Section 3, we pro-
pose our single-fin distributed thermal model, compare our model
with ANSYS, and extend the model for flared channel extensions.
In Section 4, we model multi-fin devices. We provide experimental
results in Section 5. We conclude by highlighting our findings and
the role of thermal device modeling and its implication on circuit
design.
Figure 1: FinFET device.
Figure 2: Multi-fin device [2].
2. BACKGROUND: THERMAL ANALYSIS FOR
SINGLE-FIN DEVICES
Heat is generated in n-type transistors because of electron-phonon
interactions. When a device is turned on, free electrons in the
source are accelerated through the channel to the drain region.
This acceleration causes the electrons to gain energy as they move
through the channel. Once in the drain region, electrons are
free to scatter with other electrons, phonons, impurity atoms, etc.
Electron-phonon scattering results in an energy exchange between
the electrons and the lattice, causing the lattice temperature to in-
crease (other scattering mechanisms change electron momentum,
but not energy) [13].
Heat generated in the drain region of a finFET device causes
a temperature gradient within the device. A detailed discussion
of heat generation within transistors can be found in [9, 13]. An
approximation of the generated heat (Watts) is:
Q = ID · VGS (1)
The relationship between heat and temperature is governed by
Fourier’s law of heat conduction as shown in equation (2), where
∆T is temperature difference, L is the length of the heat conduc-
tion, k is the thermal conductivity of material in the heat conduc-
tion path, A is the cross sectional area of heat conduction, and Q is
the heat.
∆T = Lk · A ·Q (2)
The electrical analogy of Fourier’s law is Ohm’s law. When
heat is applied to a solid, a temperature gradient forms across the
solid. This relationship is mathematically identical to an electrical
current creating a voltage difference across and electrical resis-
tor when forced through the resistor. If substitutions are made in
equation (2) such that ∆T = ∆V , Q = I, and L/kA = R, the equation
appears in the form of Ohm’s law, ∆V = R · I. The equivalence
between Fourier’s law and Ohm’s law is useful. Heat transfer anal-
ysis involving complicated geometries can be simplified by identi-
fying select points within the geometry where temperatures are to
be calculated. SPICE can then be used to solve for node voltages
(i.e. temperatures) in the thermal network [18].
Pop et al. introduced a thermal model for an ultra-thin body SOI
(UTB-SOI) device using the thermal-electrical equivalence [12].
The model uses a reduced thermal conductivity to account for the
thin device geometry and impurity effects on the phonon mean
free path. While not accounting for all thermal nano concerns, the
model can be applied to devices with different gating structures,
including finFETs. We refer to this model as the UTB model in
the rest of the paper.
An ultra-thin device and its equivalent UTB model are respec-
tively shown in Figure 3 and in Figure 4. The gate, drain, and
source pads are assumed to connect through metal contacts to other
circuit elements. Their top surface is assumed to be at a refer-
ence temperature. Adiabatic boundary conditions are applied to
all other surfaces, resulting in heat flow in and out of the device at
the top surface of the pads. Equivalent resistances are calculated
using the formula R = L/kA, based on the materials and geometries
through which heat transfer occurs. The current source represent-
ing the heat Q can be applied to the UTB model at the drain node
since it is the heat generation region. The injected current can be
calculated using equation (1). Circuit analysis can then be used to
solve for the temperatures at the drain, source, channel, and gate.
Pop et al.’s findings showed that the device temperatures are most


















Figure 3: Top view of a finFET layout with equivalent thermal
resistances [12]. Only one gate pad is used for this analysis.
3. SINGLE-FIN DISTRIBUTED THERMAL MODEL
We intend to use the UTB device model to investigate the effects
of fin layout, finFET sensitivity and device geometries on the max-
imum temperatures of multi-fin devices. Using the device geome-
tries in Table 1, we compared the temperatures obtained using the
UTB model with ones obtained using ANSYS, a finite-element
solver. The heat distribution obtained using ANSYS is shown
in Figure 6.
We constructed the UTB device model with two different chan-
nel models based on lumped resistance and distributed resistance.
Lg Hg Wg H f in Wf in tox Lext Lq Lsd Wsd
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Figure 5: Thermal circuit distributed channel resistance model
which replaces Rox, Rcd , and Rcs in Figure 4.
The lumped channel resistance model uses Rox, Rcd , and Rcs to ap-
proximate heat flow through the channel, oxide, and gate regions.
As a first order approximation, the lumped channel model predicts
heat flow through the device fairly well. However, in comparison
to the finite-element solution, we realized that the lumped channel
model could be improved. This is due to the 3-D nature of heat
flow in the channel region.
To capture the 3-D heat flow effects in the UTB model, we cre-
ated a distributed thermal resistance network within the channel
region, as shown in Figure 5. This model replaces Rox, Rcd , and
Rcs in the original UTB model. We slice the channel into n seg-
ments resulting in n-1 cuts. The segments represent distributed
Figure 6: ANSYS thermal model of a finFET.
lateral heat flow within the channel. At each cut (the x direction
in Figure 5) we introduce two resistors, labeled Rox side, to repre-
sent the thermal resistance between the center of the fin and the
front and back gates. Similarly, we use Rox top to represent the
thermal resistance between the center of the fin and the top gate.
To model the thermal resistance through the gate material, we in-
troduce Rg up over. We also add at each cut Rg bottom, representing
the thermal resistance between each cut and the thermal gate node
(Tg in Figure 4). Along each segment (the y direction in Figure 5)
we introduced four resistances Rg side lat , Rg side lat ,Rg top lat , and
Rch dist . These four resistors connect the thermal nodes within
each cut.
Using the distributed channel model improves the accuracy of
the UTB model when compared to ANSYS. The correspondence
between nodal temperatures of the UTB model and ANSYS simu-
lation temperatures ensured the correct heat (Q) and thermal resis-
tances have been applied in the single-fin finFET thermal model.
The thermal conductivities used in the ANSYS model are the same
ones used in the UTB model. To provide a heat generation rate,
q′′′, to ANSYS, we use the values of ID and VGS in (1) to calcu-
late J and E. J is the current density through the fin, and E is
the electric field applied to the gate. The heat generation rate q′′′
(Watts/m3) can be computed as using [15]:
Q/m3 = J · E (3)
Table 2 shows the results for three different devices using
SPICE and ANSYS simulations. The three device sizes (nominal
Wf in , 2x, and 4x) demonstrate the applicability of the model over
a range of device sizes. Table 2 also shows how the distributed
channel improves the accuracy of the model. Td represents the
drain temperature in the heat generation region. Tch corresponds
to the temperature in the middle of the channel, equidistant from
the source and drain. Tg represents the gate temperature between
the fin and the gate pad, while Ts corresponds to the source tem-
perature at the edge of the gate where electrons are injected into
Wf in = 10nm Wf in = 20nm Wf in = 40nm
ANSYS Lumped Dist. ANSYS Lumped Dist. ANSYS Lumped Dist.
Td 59.57 96.66 60.42 62.57 79.99 59.26 63.05 67.40 58.35
Tch 17.80 14.18 16.19 24.70 19.29 22.11 28.51 24.30 28.47
Tg 9.66 12.26 11.06 13.00 16.83 14.61 15.37 21.53 18.17
Ts 13.58 7.71 12.57 17.85 11.13 16.48 20.86 15.19 20.96
Table 2: Thermal model nodal temperatures and simulated ANSYS temperatures. All temperatures are in degrees Celsius.
the channel. The ANSYS results are based on averaging the tem-
peratures over a thin cross-section. The lumped and distributed
columns correspond to the two different channel geometries in the
UTB model. As Table 2 shows, the maximum discrepancy be-
tween the distributed model with 20 segments and finite-element
solution is 4.70◦C and the source temperatures (Ts) match within
1.37◦C. The differences are due to approximations made to com-
pute the resistance values. The correlation between ANSYS and
our distributed model degraded with fewer than 20 segments. The
remainder of this work is based on the UTB distributed channel
model with 20 segments.
Electrical and thermal device performance is dependent on the
fin layout. Figure 3 shows two finFET channel extension layout
styles; standard rectangular fin and a flared fin (shown as blue
dashed lines in Figure 3). Using a flared channel extension can
improve device performance as the parasitic source/drain series re-
sistance is reduced. The increase in device current translates into
larger heat generation rates. In order to properly estimate device
temperatures, the UTB model must account for flared channel ex-
tensions. We alter the UTB model Rxd and Rxs resistances based on
fin width and source/drain pad width. Inclusion of channel exten-
sion flaring allows us to compare the thermal effects of rectangular
and flared channel extensions.
4. MULTI-FIN THERMAL MODEL
To model wider finFETs with multiple fins, the equivalent thermal
circuit model described in Section 2 is modified as follows. We
assume that fins are spaced some distance Wspace apart, and that
there will be two gate pads, one on each side of the outside-most
fins. If a flared channel extension is used, the thermal resistance of
the extension is based on fin spacing, Wspace, not the source/drain
pad width.
If an instance of Figure 4 is used for each fin, only these outer
fins can have the resistor Rg. An open circuit replaces Rg for all
inner fins. Furthermore, gate nodes of adjacent fins will be con-
nected by an inter-gate thermal resistance, Ri, representing the heat
flux path between fins through the poly gate. This inter-gate resis-
tance Ri is calculated using R = L/kA where L is the fin separation
Wspace, k is the thermal conductivity of polysilicon, and A is the
cross sectional area of heat flow through the gate poly. Heat injec-
tion occurs within the drain region for each fin.
5. EXPERIMENTAL RESULTS
Our goal is to examine the thermal properties and sensitivities of
rectangular and flared channel multi-fin devices. We first show
multi-fin temperature profiles. We then examine thermal sensitiv-
ity. Finally, we vary fin geometries and investigate the impact of
gate length, gate height, fin width, fin height, and fin spacing on the
temperature of multi-fin devices. Our baseline (nominal) device is
a single fin (distributed channel model, rectangular fin extension)
with the parameters shown in Table 1. Our data, when normalized,





















Td - Rect. Fin
Tg - Rect. Fin
Tch - Rect. Fin
Ts - Rect. Fin
Td - Flare Fin
Tg - Flare Fin
Tch - Flare Fin
Ts - Flare Fin
Figure 7: Temperature profile at the source (Ts), channel (Tch), gate
(Tg), and drain (Td), for a 50-fin device. The rectangular channel
extension device is represented by Rect. Fin, while the flared chan-
nel extension device is shown as Flare Fin.
5.1. Multi-Fin Thermal Profile
We first examine the temperature profile of two 50-fin devices: one
with a rectangular channel extension, and another with a flared
channel extension. We assume that fins are spaced at a distance,
Wspace, of 100nm. Figure 7 shows a plot of temperature rise (above
ambient) of the drain (Td), the gate (Tg), the channel (Tch), and the
gate (Tg) for each of the 50 fins.
Several observations can be made. First, the flared channel ex-
tension yields higher temperatures at all nodes due to the improved
electrical performance and thus the increased heat generation. Sec-
ond, the inner fins are hotter than outer ones for the drain, source,
gate, and channel. The drain temperature, while the hottest part
of the finFET, has the smallest variation across the fins. Third,
the gate temperature for the inner fins is hotter than the channel
temperature. This is because each fin has the same access to the
source/drain pads; however, the gate pads at the reference tem-
perature are further away from the inner fins. The gate pads are
effective at removing the heat from the gates for outer fins, but less
so for the inner fins. Finally, for the majority of inner fins, the
temperature is relatively constant from one fin to the next. Thus,
adding more fins to a device beyond a certain number of fins will
no longer increase peak temperatures.
5.2. Peak Temperatures for Multi-Fin Devices
The peak temperatures for devices with 1, 3, 5, 10, 25, and 50 fins
are compared in Figure 8. The results are consistent with those
shown in Figure 7. Indeed, the flared channel extension causes
higher temperatures than the rectangular channel extension. Also,
the maximum temperature at the drain, source, channel, and gate











































(a) Rectangular channel extensions. (b) Flared channel extensions.
Figure 9: Thermal sensitivity plot for 50-fin rectangular channel extension and flared channel extension devices. The parameter variation
ranges from 0.2x to 2x a nominal device. The METS range is [0,1] with a value of 1 representing thermal insensitivity. Points with an x





















Td - Rect. Fin
Tg - Rect. Fin
Tch - Rect. Fin
Ts - Rect. Fin
Td - Flare Fin
Tg - Flare Fin
Tch - Flare Fin
Ts - Flare Fin
Figure 8: Temperature dependence (at the source, channel, gate,
and drain) on the number of fins, demonstrated for 1, 3, 5, 10, 25,
and 50-fin devices. The different channel extension configuration
are represented as Rect. Fin and Flare Fin.
or beyond 25 fins. For a single-fin device, the source temperature
is at a higher temperature than the gate; however, with 5 or more
fins, the gate temperature exceeds that of the source. This is due to
hindrance of heat removal from the inner fins due to the increased
proximity from the source and drain pads.
5.3. Thermal Sensitivity of 50-Fin Devices
The confined dimensions and complex geometries of finFETs can
lead to significant self-heating, which can degrade device perfor-
mance, which in turn reduces heat generation. The robustness
of a device to this regenerative effect is captured using a pro-
posed metric called METS, Metric for Electro-Thermal Sensitivity
METS [16]. METS is derived from the ratio of current change to
temperature changes with and without electo-thermal simulations,
and it ranges from 0 to 1. A unity value indicates that a device’s
electrical performance is immune to self-heating. A lower value
indicates less robustness to self-heating. In [16], METS is applied
to evaluate the thermal robustness of a single-fin device. Here, we
apply this metric to multi-fin devices to understand the impact of
geometric variations on device thermal robustness.
Figure 9(a) shows the METS for a multi-fin device with rect-
angular channel extensions, while Figure 9(b) shows the METS
for a multi-fin flared-channel device. To understand the impact of
geometric process variations, we varied Wf in, H f in, Lg, Hg, and
Tox from 0.2x to 2x our nominal device, and we computed the
METS for these devices. For a nominal device (x=1 in both fig-
ures), the METS for a flared-channel device is higher than that of
a rectangular-channel device (0.82 vs 0.72). This indicates that the
flared channel extension is effective in reducing the thermal sen-
sitivity of finFETs. The flared channel extension decreases both
the thermal and electrical resistance of the extensions resulting in
higher device currents and larger heat flow through the extensions
to the pads. The geometric variations from the nominal device
have less of an impact on both temperature and current thus mak-
ing the flared device more robust than the rectangular one. Thus,
despite the increase in device nodal temperatures as we saw in Fig-
ure 7, the flared channel multi-fin device is thermally more robust
than the one with rectangular extensions.
5.4. Thermal Sensitivities of Multi-Fin Devices
From Figure 9(a), for −20% variations for a 50-fin device, the
device is most electro-thermally sensitive to Lg, then Tox, then
Hg, then Wspace, then Wf in , and least to H f in. This implies that
the change in current per degree rise in temperature is more pro-
nounced for the change in Lg than it is for H f in. We emphasize
here that each device variation will electrically produce a certain
change in the current. However, here we are examining the co-
dependence of electrical and thermal properties, and not the ab-
solute change in current. To investigate how thermal sensitivities
change for devices with different number of fins, we performed the
following study.
For each device size (1, 3, 5, 10, 25, and 50 fin device) we
examined the current and temperature co-dependence for −20%
variation in the geometric parameters. As we saw earlier in Fig-
ure 8, a wider device has higher peak temperatures. This sug-
gests that as the number of fins per device increases, the current
through each fin of the device decreases, resulting in heightened
thermal sensitivity and reduced METS. Our study confirms this.
Figure 10 examines the increase in current (relative to a nominal
device) per degree change in temperature. The figure thus shows
the normalized average current change per degree Celsius versus
METS for the different (−20% of nominal) variations in a multi-
fin rectangular-extension device. We make two observations. First,
for each variation, the METS increases with a reduced number of
fins. That is, multi-fin devices are less robust to self heating than
single-fin devices, and spread-heating is evident. Second, for a n-
fin device, where n equals 50, 25, 10, 5, 3, and 1, the figure shows
that variations in H f in and Wf in have the lowest METS, thus sug-
gesting that these two parameters are the least sensitive among the








































Figure 10: Correlation of METS to change in current per degree
Celsius for a rectangular channel extension device with a −20%
variation in Wf in , H f in, Lg, Hg, and Tox. The current is normalized
to that of a nominal single-fin device.
6. CONCLUSION
We developed in this paper a distributed thermal model that im-
proves over the UTB compact thermal model proposed by Pop et
al. [12]. We validated our model against ANSYS simulations and
we found reasonably accurate results. Using this model, we exam-
ined both the thermal profiles and thermal sensitivities of multi-fin
devices built with both rectangular and flared channel extensions.
We found the flared channel extensions to be more thermally ro-
bust despite their hotter temperatures. We also studied the im-
pact of geometric variations, and used METS to assess the electro-
thermal impact of such variations. We found that fin height and
fin width are most electro-thermally robust to variations. We also
showed that devices with fewer fins have improved device thermal
sensitivity.
Our findings motivate further research into the newly emerging
area of research, electro-thermal device design. There is a need to
balance electrical and thermal properties. The impact of confined
device geometries and ballistic electron transport on device reli-
ability must be carefully examined. In addition, our device-level
thermal study paves the way for layout and circuit-level thermal
investigations.
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